Abstract-We present a new test response compression method called cumulative balance testing (CBT) that extends both balance testing and accumulator compression testing. CBT uses an accumulated balance signature, and it guarantees very high error coverage (over 99%) for various error models. We demonstrate that the single stuck-line (SSL) fault coverage of CBT for many of the ISCAS 85 combinational benchmark circuits is loo%, and for all but one circuit, the fault coverage is over 99.5%. To make processor circuits self-testing, any existing accumulators and counters can be exploited to implement CBT. Its ease of implementation, provably high error coverage, and exceptionally high SSL fault coverage, even with reduced (nonexhaustive) test sets, make CBT suitable for the built-in self testing of processor circuits that require a guaranteed level of test confidence.
I. INTRODUCTION ANY built-in self-testing (BIST) techniques compress
M the test response information into a compact form called a signature. Well-known examples are ones counting, transition counting, signature analysis, and syndrome testing [2] . The fundamental problem with these methods is aliasing, which occurs when a faulty response produces the fault-free signature, thereby causing a loss of fault coverage. By reducing the fault coverage, aliasing has an adverse impact on test confidence, especially when high fault coverage is required. In practice, SSL fault coverage is often mandated at a level of 99% or higher.
We propose a new approach to BIST called cumulative balance testing (CBT). It employs a compression scheme that extends both balance testing [ 5 ] , [6] and accumulator compression testing [ 191, [3] , and offers several advantages. The error coverage is exceptionally high (over 99%) for different error models, even for short test lengths. The SSL fault coverage for all but four of the ISCAS 85 combinational benchmark circuits [4] is 100% This, combined with the ease of implementation and a short fault signature makes CBT very suitable for testing circuits that require a very high level of fault coverage.
We begin by briefly reviewing balance testing, a BIST implementation of which is shown in Fig. 1 . A balanced function is true for exactly half its input combinations and a circuit realizing a balanced function is called a balanced circuit. As defined in [ 5 ] , balance testing involves the application of exhaustive input patterns to a balanced circuit, and the use of an up-down counter for compressing the test response. The Manuscript received September 16, 1993; revised September 6, 1994 . This work was supported by the National Science Foundation under Grant MIP-
9200526.
The counter is incremented whenever the test response is 1, and decremented whenever the test response is 0. For the fault-free circuit, the counter stores the value zero. A fault is detected if it makes the circuit unbalanced so that the up-down counter registers a nonzero value. The content of the up-down counter (zero in the fault-free case) is the balance signature of the test response.
Balance testing is not limited to balanced circuits only [6] , nor does it require the use of all possible input patterns (exhaustive testing). To apply it to an unbalanced circuit, we can replace the up-down counter of Fig. 1 by a down counter preset to Ifl', where lfl' is the number of minterms of the function f realized by the circuit. The counter is decremented whenever the test response is 1. Another aspect of balance testing not previously considered is that it can be used with pseudorandom and "reduced" test sets; exhaustive test sets and minterm computation are not. necessary to obtain good fault coverage, as we demonstrate in this paper. While pseudorandom patterns can be generated using linear feedback shift-registers [2] , reduced test sets can be obtained using an ATPG program and applied using either a ROM and counter or a nonlinear feedback shift-register [23] . For nonexhaustive testing, the down counter of Fig. 1 is preset to the number of 1s in the fault-free test response and, as before, it is decremented whenever the test response is 1. CBT uses the cumulative balance signature, obtained by accumulating balance signatures, and provides greater fault coverage than balance testing. In this paper, we discuss CBT for single-output circuits only. For circuits with multiple outputs, the CBT testing process can either be simply repeated for every observable output, or the outputs can be combined using a suitable space compaction function as in [7] , [24] that guarantees error propagation.
The organization of this paper is as follows. In Section 11, we introduce CBT and define the cumulative balance signature. Section I11 analyzes error detection in CBT. In Section IV, we calculate the error coverage for various error models. Finally in Section V, we present the experimental data on fault coverage of CBT for some representative logic circuits, including the ISCAS 85 benchmarks [4] . 7  6  5  4  4  3  3  2  2  2  2  1  1  1  1  0  7 13 18 22 26 29 32 34 36 38 40 41 42 43 44 44   1  1  1  1  0  1  0  1  0  0  0  1  0  0 
CUMULATIVE BALANCE SIGNATURE
We now introduce the notion of cumulative balance signature, which constitutes the compressed test response in CBT. The syndrome K of a circuit for a given test set T is the number of ones that appear in the output stream on application of all the test patterns in T . The accumulator syndrome, introduced by Saxena and Robinson for ACT [ 191, is obtained by accumulating syndromes over successive time periods from a test set containing m patterns. The cumulative balance signature proposed here is obtained by accumulating balance signatures. Let Si be the balance signature after the application of i test patterns. Similarly, let Ci be the cumulative balance signature after the i test patterns have been applied, that is, C; = Ci-1 + S; (modm,). In other words, C i = E:.=, Si (modm,). The accumulator syndrome A, and the cumulative balance signature C, are related by the equation A, + C, = mK, where K is the syndrome. This implies that a compression scheme which uses both the balance signature and the cumulative balance signature will provide exactly the same fault coverage as ACT. However, we show in this paper that CBT, which uses only the cumulative balance signature, provides almost the same fault coverage as ACT with a much shorter fault signature.
We first illustrate CBT with a simple example. Consider the 2-to-1 multiplexer circuit shown in Fig. 2(a) and tested exhaustively. With all 23 test patterns applied in the order abs = 000,001, . . . ,111, and the signature counter initialized to four, the fault-free test response, balance signature, and cumulative balance signature are as shown in Fig. 2(b) . The faulty test response, balance signature, and cumulative balance signature for the fault s s-a-1 are shown in Fig. 2(c) . This fault is not detected by balance testing, but it is easily detected by CBT. Fig. 3 shows another circuit, taken from [5] , where a balance-untestable fault is detected by CBT.
CBT uses an adder and a register, in addition to a counter, to compress the test response. When used to make processor In ACT, the fault signature consists of the syndrome of length log,m, and the accumulator syndrome of length 2 log, m. A two-part signature is also used in group-theoretic signature analysis (GSTA) [3] . While the first part is once again the syndrome of length log, m, the second part is the accumulated syndrome modulo m, and is therefore of length log, m. For CBT, we propose the use of a single fault signature (the cumulative balance signature) which is of length 2 log, m. In [I91 and [3] , error coverage is studied using partition theory and coding theory, respectively. In contrast, we analyze the error coverage in CBT using the central limit theorem of statistics, and apply the same method to compute the error coverage for ACT. We also present the actual CBT and ACT fault coverage for SSL faults in the ISCAS 85 benchmark circuits, which we obtained by simulation.
ERROR DETECTION
Error masking or aliasing occurs whenever an erroneous test response has the same signature as the error-free response. Two definitions of the aliasing probability have been widely used in the literature. The first [21] and more common one defines it as the probability that the test response is erroneous and has the same signature as the error-free test response. The second [ 81 defines aliasing probability as the conditional probability that the test response has the same signature as the error-free response, given that the test response is erroneous. As argued in [ 141, the first definition also includes the probability that the test generator detects the fault, i.e., it measures the efficiency We now derive some useful error-detection properties of CBT. Pro08 Let SC, = C, -CL be the difference between the fault-free and faulty cumulative balance signatures. Let SS, = S, -Sf be the difference between the fault-free and faulty balance signatures for the first i test patterns, as shown in Table I . Now, SC, = SS,, hence adding the entries in the SS, column of the difference table, we get
The error is not detected if and only if SC, = 0, i.e.,
To illustrate Theorem 1, we return to the example circuit of Fig. 3 . The errors are in bit positions 1, 3, 10, and 14, and -1 -3 + 10 + 14 -0 = 20, so the theorem implies that the fault is detected, which the figure confirms. As an illustration of a fault that is not detected by CBT, consider the 3-input exclusive-or gate with input lines 2 1 2 2 2 3 , and test patterns applied in the normal increasing order 21x223 = 000, 001,. . ., 1 11. The fault-free response bl b2 . . . ba is 01 101001. Now suppose the input line 2 3 is s-a-0, giving the faulty response stream 001 11 100. The fault produces a 4 b error at the output, the error ositions being il = 2,Z2 = 4,i3 = 6 and i 4 = 8.
are not detected.
In ACT, an error is undetected only if the balance signature is zero, i.e., xJ=l ( Theorem 1 is the key result that we use later to calculate the error coverage. We also use the theorem to establish other useful error-detection properties of the cumulative balance signature. For example, Theorem 1 implies that the modulo-m2 addition, i.e., using a (2 log, m)-b adder, does not introduce aliasing. Suppose SC, = O(modm2), i.e., SC, = pm2, where p is an integer. From Lemma 2 in the appendix, we see that the only value of p that causes aliasing is zero. This is in contrast to GSTA [3] , where the use of modulo-m addition reduces the fault coverage.
We next show that it suffices to use an adder with 2 log, m-1 b, and that this is a strict lower bound on the size of the adder. With such an adder, aliasing occurs if and only if SC, = O(modm2/2), i.e. SC, = pm2/2. This implies that p is zero for all m > 1. Next, suppose we use an adder with 2 log, m -2 b. In this case, SC, can be equal to m2/4, therefore aliasing can occur for p = 1.
In some count-based compression schemes like ones counting, syndrome counting, balance testing, and parity checking, the test patterns can be permuted without affecting the signature or aliasing characteristics. In others like transition counting, aliasing is sensitive to the test application order. In both CBT and ACT, error detection also depends on the test ordering.
Suppose m test patterns are applied to the circuit under test in the order TIT,. ..T,. We next investigate the effect of changing the test application sequence to T2T3 . . . T,T1. The relative order of the test patterns remains unchanged, but the test application is now started with T2. The following theorem shows that the ACT-detectable faults that are masked by CBT can be detected by a simple rotation of the test application sequence.
Theorem 2 Fig. 5 ). We need to consider the following two cases: Case 1: The first bit 21 is not in error. In this case, the error
Case 2: The first bit 2 1 is in error. In this case, the
. This implies that the error-free response is all 1's or all O's, and every response bit is in error, a contradiction. For example, in Table 11 , we have enumerated all 5 b erroneous sequences with nonzero balance signatures that are not detected by CBT with the test sequence T I T~T~T~T~. In
each case, the error is detected by using the test sequence T2T3T4T5Tl. For rotations of more than one bit, most errors appear to be detected. For example, the erroneous sequence 01 110 has a nonzero balance signature and the same cumulative balance signature as the corresponding error-free sequence 11000. However, the error is detected for every rotation of the test sequence (Table 111) .
Although the fault coverage levels of CBT and ACT are almost equal (Sections IV and V), Theorem 2 shows that the fault coverage of CBT can be made exactly equal to that of ACT by changing the test application sequence. For exhaustive testing, this can be done by presetting the test generation counter to a different value. For ROM-based stored-pattern testing, we can preset the counter used to address the ROM. Finally, for LFSR-based pseudorandom test generation, we can use a different seed to achieve the same objective. Note that we are now effectively doubling the test application time and increasing the size of the reference signature to 4 log, m. (The fault signature is still of size 2 log, m.)
To see that not every permutation of the test sequence guarantees error detection, consider the test sequence T~T Z T~T~T~ in Table I11 where the error is not detected. For the test sequence TI T3T5T2T4, the error-free and erroneous sequences are 10010 and 01011, respectively. The cumulative balance signature for both these sequences is 3, therefore the error remains undetected. We next consider undetectable errors that have a balance signature of zero. These errors are also undetected by ACT. Proof: Suppose the first bit il is not in error. As in Case 1 of the proof of Theorem 2, the error remains undetected if and only if E,=, (-l ) b '~ = 0, a condition satisfied by the theorem statement. Next, suppose i l is in error. From Case 2 of the proof of Theorem 2, we get 0 = x:=l(-l)bt~ # n~( -l )~l , hence the error is detected. Table IV shows two erroneous sequences with zero balance signatures that are not detected by CBT. In Table IV (a), the 4 b error remains undetected for the test sequence T2T3T4T5T6Tl because the first response bit is not in error. On the other hand, the 4 b error in Table IV(b) is detected because the first response bit is incorrect.
For the remainder of this section, we consider counterbased exhaustive testing with the test patterns applied exhaustively in the normal increasing sequence ~1 x 2 . . .z, = 0 0~~~0 0 , 0 0~~~0 1 ,~~~, 1 1~~~1 0 , 1 1~~~1 1 .
The advantages of exhaustive testing include ease of test generation, the fact that all detectable combinational faults are sensitized, and amenability to formal analysis [I] . It can be applied to circuits with a large number of primary inputs by using partitioning techniques [12] , [I71 and pseudoexhaustive test patterns [ll] . For example, the 74630 parity generator circuit [20] has 6 primary outputs, each of which depends on only 10 primary inputs. Therefore, each output can be exhaustively tested with 21° = 1024 test patterns.
First we introduce the notion of the weight of an input.
With the input ordering z,z,-1 .. .z,. .
in counter-based testing, the input z, has weight 2"'. For example, with the ordering ~3 2 2~1 , the inputs 2 3 ,~~ and z1 have weights 4, 2 and 1 respectively.
Lemma I : Let z be a primary input of the circuit under test realizing the function F ( z , X ) . The vector z X = OV is a test for the fault z s-a-1 if and only if the vector z X = 1V is a test for the fault z s-a-0. Theorem 4: Let z be a primary input of the circuit under test. If the fault z s-a-0 (s-a-1) has a nonzero balance signature and is not detected by CBT with the tests applied exhaustively in the normal increasing sequence, then the fault z s-a-1 (s-a-0) is detected by CBT with the same test sequence. 
Since x:=l(-l)ba~ # 0 and a 2 1, the fault z s-a-0 is Theorem 5: Let 5 be a primary input of the circuit under test. If the fault z s-a-0 (z s-a-1) has a zero balance signature and is not detected by CBT with tests applied exhaustively in the normal increasing sequence, then the fault z s-a-1 (z s-a-0) is also not detected by CBT with the same test sequence.
Proof: The proof is similar to that of Theorem 4, the only difference being that here x:=l(-l)b'~ i, = 0. This accounts for the fact that the fault z s-a-1 (z s-a-0) is not detected.
We next ask whether errors that are not detected by the cumulative balance signature can be detected by permuting the interconnections between the output lines of the test generator and the inputs of the circuit under test, thereby implicitly reordering the test patterns. Fig. 6 shows such a reconfigurable interconnection. We consider the effect of painvise interchange of inputs z, and xb on faults that are not detected by CBT. 
IV. ERROR COVERAGE
In this section, we calculate the asymptotic error coverage of ACT and CBT for the independent and asymmetric error models. We also investigate the coverage for dependent errors. For our analysis, we employ Theorem 1 and the central limit theorem of statistics [9]. This approach to calculating error coverage does not seem to have been used elsewhere.
An error model makes specific assumptions about the probability of occurrence of errors at the output of a faulty circuit that is exercised by test patterns. In our analysis, we employ the following error models:
1) The asymmetric error model [14] , [22] assumes that the probability of an error depends on the fault-free circuit response. Given an SSL fault, a circuit's output value may change from 0 to 1 for some input patterns, from 1 to 0 for other pattems, and not change at all for others. The number of 1-to-0 changes generally does not equal the number of 0-to-1 changes; and therefore the probability of the response bit being in error depends on the value of the fault-free function. Experimental results provided in [22] for the 74181 ALU and the c432 ISCAS benchmark circuit support this model.
2) The independent error model [21] assumes nonequiprobable errors that are independent in time, i.e., the probability a that a response bit is in error is independent of the probability that other response bits are also in error. It is therefore a special case of the asymmetric error model. The independent error model is claimed to be particularly suitable for pseudorandom testing [ 131.
3) Many faults produce errors that occur within some restricted neighborhood. We analyze the error coverage for two such dependent errors. An (sl k)-burst error is one where all erroneous bits are within s consecutive bit positions and at most k b are in error. We make the simplifying assumption that all the IC b of an (s, k)-burst error are in error, and call it a k-burst error. Burst errors often arise when the faulty portion of a system is exercised extensively during testing Let E1 be the event that the balance signature is zero, and let E2 be the event that the cumulative balance signature is identical to the reference signature. The error coverage of We are interested in the distribution of the sum X = ELl X i of these random variables, since P[&2JE1] = P [ X = 01 from Theorem 1. For the independent and asymmetric error models, and a combinational circuit, the Xi's are independent, and therefore from the central limit theorem of statistics [9] , X follows a normal distribution. We show in the appendix that the central limit applies to our problem for both the asymmetric and independent error models.
To verify experimentally that X can be approximated by the normal distribution, we computed the probabilities P [ X = x] assuming equiprobable errors for three different, arbitrarily chosen fault-free response sequences of lengths 9, 10, and 11. In Fig. 7 , we see that, for m = 11, the normal distribution is a good approximation for the random variable X . The probability distributions for m = 9 and m = 10 are given in the appendix. We have also verified that, as expected, the approximation is even better for larger values m. We next use the normal distribution to derive the probability P[€;?J&1] for the asymmetric and independent error models. Let X; have mean pi and variance a:, and let p and a be the corresponding measures for X. 
(3)
Since X follows the normal distribution, its probability density function is given by For a continuous random variable, the probability associated with an event [X = c] is zero. However, the underlying random variable in this case is discrete, therefore we can approximate P[E21€1] = P [ X = 01 by the probability P[-1 5 X 5 11, i.e.
We next calculate P [ f l ] .
Let ,1) ).
Pro08 From Theorem 1 we know that the k-burst error is not detected by CBT if and only if E,"=, Bits bl = b4 = 1, and b2 = b3 = 0. The set S = { 1,2,3,4) and we have the partition S1 ={1,4},Sz={2,3} withJS11=JSzJ a n d l + 4 = 2 + 3 .
Moreover, bl = b4 = 1 and b2 = b3 = 0. Therefore, the (4,4)-burst error is not detectable by CBT.
If k is odd, then (SI 1 # [ S z 1 , and thus all k burst-errors are detected by CBT. We next consider detectability of the error when k/2 iseodd. Corollary 3: If k / 2 is odd, then all k-burst errors are detected by CBT.
Proof: Consider the set S = { 1,2, . . . , k}. We know that
/2 is also odd, so a bipartition of S as required by Theorem 7 is not possible. Therefore, the k-burst error is Table VII , we list the number of k-burst errors that are not detected for different values of m. To calculate the average values, we assume that all error-free sequences as well as all k-burst errors are equally likely.
We next turn to repeated-use errors. Recall that a k b repeated-use error is one with the k erroneous bits in positions 2 + p n l , 2 + p n z , . . . , z + p n k , where p is a power of 2. Let Table V . We see that the error coverage values for CBT and ACT are very close, indicating that the decrease in fault coverage, if any, due to dropping the balance signature is very small.
3) Dependent Error Models:
We next analyze the error coverage for k-burst and repeated-use errors. We can no longer use the central limit theorem because the random variables X I , X Z , . . . , X m defined by (1) are not independent under these error models.
Theorem 7: Consider a k-burst error with zero balance signature and error bits b,+l, ba+2,. . . , ba+k. Let S be the set { l , 2 , . . . , 5). The k-burst error is not detected by CBT 
V. FAULT COVERAGE
The exceptionally low aliasing demonstrated in Section IV suggests that very good post-compaction fault coverage can be expected from either CBT or ACT. To investigate this issue further, we determined via simulation the coverage of irredundant SSL faults by balance testing, CBT, and ACT for the ISCAS 85 benchmark circuits.
We first performed the fault coverage experiments with both reduced and pseudorandom test patterns for the ISCAS benchmarks. The reduced test sets used were generated by the COMPACTEST ATPG program [15] . Since the number of test patterns in each set is small-COMPACTEST aims to produce small but complete test sets-the process was repeated for every primary output using a fault-dictionary-based simulation program that explicitly computes fault signatures. A fault is detected if its signature differs from the fault-free signature for at least one primary output. From Table VIII , we see that the fault coverage of CBT is 100% in all but four cases, where the coverage is slightly less. CBT performs better than balance testing for all these circuits. In all but three cases, the fault coverage of CBT is equal to that of ACT. We also obtained the CBT and ACT fault coverage with pseudorandom testing for some of the ISCAS circuits. The pseudorandom test patterns were generated using the FSIM fault simulation program [ 101. For these experiments, we considered three different test sets for each of the c432, c499, and c880 benchmark circuits, and two different test sets for the cl355 and c1908 circuits. In each case, we obtained nearly 100% coverage of the detectable faults after compaction for both CBT and ACT (Table IX) . The entries in the last three columns refer to the percentage of faults that are detected by random patterns as well as by the fault signature. For the larger ISCAS circuits, we were unable to perform the experiments with pseudorandom patterns because of the excessive memory required to construct the fault dictionaries. However, this does not limit the applicability of CBT because, as in other BIST methods, fault dictionaries are not required as part of the test procedure. The above experimental data strongly suggests that the drop in fault coverage for these circuits is negligible.
We also simulated CBT for some common MSI circuits [20] . Because these circuits have very few primary inputs, we used exhaustive test patterns for one set of experiments. Table X(a) shows that the fault coverage for each of these circuits is 100%. The fault coverage for balance testing drops considerably when reduced test sets generated by COMPACTEST are applied. This is illustrated in Table X(b) .
The experimental data presented in Tables VIII-X complement the error coverage analysis of Section IV. These results show that CBT is very useful for testing circuits for which a high degree of test confidence is required. In practice, SSL fault coverage of 99% or more is often mandated, and CBT is able to achieve that without requiring either exhaustive testing or a long signature.
VI. CONCLUSIONS
Cumulative balance testing appears to a useful method for signature-based BIST that generalizes both balance testing and ACT. CBT provides greater fault coverage than balance testing, and in most cases, the same fault coverage as ACT, but with a shorter fault signature. The SSL fault coverage of CBT for most of the ISCAS 85 benchmark circuits and some common MSI circuits in the 74X series is the same as that for ACT. For all but four of the ISCAS circuits, the fault coverage is loo%, and for all but one circuit, the fault coverage is over 99.5%. We analyzed the error coverage for CBT under the independent errors assumption using the central limit theorem. Our analysis, which also applies to ACT, shows an exceptionally high error coverage-ver 99% even for short test lengths. The hardware overhead of CBT consists of the response compression logic, and routing and multiplexing costs. For processor circuits, the former can be reduced by utilizing existing datapath modules like adders and counters. The problem of routing can be addressed by using efficient place-and-route CAD tools. The provably high error and fault coverage for the benchmark circuits appear to make CBT suitable for testing circuits when a fault coverage of 99% or more is required. The random variables X I , X 2 , . . . , X , are independent. To study the limiting distribution of X using the central limit theorem, we have to prove that XI, X2, . . . , X, satisfy the Lindberg condition [9] .
Theorem IO: (Lindeberg Theorem [9] ) For the set of independent random variables XI, X2, . . . , X,, where Xi (1 < z < m) has mean , U ; and variance a:, the central limit theorem holds whenever for every E > 0 the truncated variables u k d2f(x) < o, Fig. 7 , we see that the distribution of the random variable X fits the normal curve for values of m as low as 11. Fig. 8 shows that the approximation is slightly less accurate for m = 9 and m = 10. However, it improves rapidly as m increases. Note that for the ISCAS benchmarks (Table V) 
